transport regimes for NC MOSFETs. Lumped and distributed compact models for NC MOSFETs have been developed [6] , [9] , [17] , but 2-D electrostatic short channel effects were not treated and diffusive transport models were used. Numerical device simulations have been reported [2] , [7] . The numerical I -V simulations treat device structures with an internal floating gate, for either treating the ferroelectric (FE) layer in a postprocess manner or for achieving numerical stability [2] , [7] . An NC FET without the internal floating gate, however, is a technologically more promising and relevant device choice. In addition, previous numerical simulations have been focusing on diffusive carrier transport without a description of ballistic and quasi-ballistic transports, which can be important for devices at 10-nm device scale or with new channel materials.
In this paper, a simple model is presented for the NC MOSFETs. The model treats 2-D electrostatic effects, which play an important role on reverse DIBL, negative output conductance, and improvement of the SS in short channel NC MOSFETs. As an example of application of the model, the ballistic performance limits of NC MOSFETs with monolayer MoS 2 as the channel material is modeled. The simple model shows excellent agreement with the numerical device simulations based on self-consistent solutions of the Poisson and nonequilibrium Green's function (NEGF) transport equations. Simple relations between the reverse DIBL, NDC, and the improvement of the SS due to electrostatic short channel effects are obtained, which are valid for low power supply voltage operations.
Section II describes the simple model. Section III discusses the output and transfer I -V characteristics from numerical simulation and the simple model, and the validation of the proposed model at different gate length. Section IV shows the relation between the reverse DIBL, the improvement of the SS and the NDC, as well as the 2-D electrostatic effects in a modified NC FET structure with a quantum metallic layer.
II. MODEL
The modeled device structure, which is schematically drawn in Fig. 1(a) , has an ultrathin-body or 2-D semiconductor channel. A thin dielectric interfacial layer (IL) is included between the semiconductor channel and the FE oxide for treatment of the native oxide or intentionally induced dielectric material. The gate-stack is assumed to be perfectly aligned with the intrinsic semiconductor channel with a gate length of L g , and there is no gate underlap or overlap. Although an 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. ultrathin semiconductor-on-insulator device structure is schematically drawn in Fig. 1(a) , the model presented here shall be readily extendible to bulk MOSFET or FinFET device structures. Fig. 1(b) shows the schematic conduction band profile along the carrier transport direction. The transistor current is controlled by the product of the charge density and the average carrier injection velocity at the top of the potential barrier, or the "virtual source" [15] , [16] , [18] , [19] . The electrostatic part of the model is described below. The charge density at the top of the potential barrier is related to the potential V i based on the charge relation in the virtual source model [18] , [19] 
where V i is the potential at the horizontal position of the top of the barrier and the vertical position of the IL-FE layer interface, C i is the effective capacitance of the dielectric IL capacitance, C IL in Fig. 1(c) , lowered by its serial combination to the semiconductor capacitance, V kT is the thermal voltage, n is the subthreshold coefficient, and n = 1 is used here because of the extremely thin IL layer, the threshold voltage
with ξ being a unitless fitting parameter. The capacitance model that describes the FE oxide and 2-D electrostatic effects is shown in Fig. 1(c) . In an FE material, the electric field is related to electric polarization P and charge density Q according to the Landau-Khalatnikov (L-K) theory [1] 
where α, β, and γ are FE parameters of the L-K theory. The voltage drop across the FE oxide with a thickness t FE is
in which the FE capacitor can be viewed as a serial combination of a linear capacitor C FEl = 1/αt FE and a nonlinear capacitor whose voltage drop is
FE , as schematically shown in Fig. 1(d) . The 2-D electrostatic effect is modeled by a drain capacitance C d , as shown in Fig. 1(c) . The capacitance C m between the gate and source electrode is nonzero only for a modified device structure, which has an ultrathin quantum metallic layer induced, as proposed by Frank et al. [4] and discussed later. For the typical device structure without a quantum metallic layer as shown in Fig. 1(a) , the following electrostatic relation holds [15] :
where the voltage drop over the FE layer is (3) and (4) . The charge at the virtual source Q(V i ) can be computed from (1) . After the charge is computed from the electrostatic model described above, the current can be expressed as [18] 
where the unitless factor
, υ sat is the saturation velocity, and μ is the carrier mobility. The above expression of the source-drain current can be applied to ballistic, quasi-ballistic, and diffusive transistors, if the saturation velocity and the mobility are expressed as [16] , [20] 
where υ sat B and μ B are the "apparent" saturation velocity and mobility at the ballistic limit, respectively, μ s is the effective mobility due to scattering, the velocity υ s = D/l =(kT /q)μ s /l, and l is the critical length of scattering at the top of the potential barrier [20] . The apparent carrier saturation velocity at the ballistic limit is
where
is defined at high V D bias condition and its value can be analytically computed from the charge density as discussed below, E F 1 is the source Fermi energy level and E C0 is the conduction band edge at the top of the potential barrier, kT is the thermal energy, and m * is the effective mass of the channel material. The apparent mobility at the ballistic limit is determined by
is defined at the equilibrium condition at which V D = 0. For a 2-D electron gas with energy-independent density-of-states (DOS) D 0
The definitions of apparent mobility and saturation velocity are based on the ballistic transistor theory and allow descriptions of the ballistic transport limit [16] , [20] . Equation (6) indicates that the smaller value of μ B or μ s plays a more dominant role in determining μ. Because μ B is proportional to the channel length, the mobility μ approaches μ s at the long channel diffusive limit, and it approaches μ B at the short channel ballistic transport limit [16] .
A semiclassical approach is used to describe carrier transport, which neglects direct source-drain quantum-mechanical tunneling. Because a quantum tunneling is more pronounced in channel materials with the smaller effective mass, the shortest channel length for the model to be valid depends on the effective mass along the transport direction.
NC FETs with a variety of channel materials, such as Si, Ge, GeSn, and different device structures, such as FinFET or planar structures, with various FE insulator thickness values and material compositions have been experimentally demonstrated recently [6] , [21] [22] [23] . Capacitance-based models that treat 1-D gate electrostatics have been used in these studies to explain certain phenomena such as the steep SS and hysteresis behaviors in the experiments [6] , [21] [22] [23] . In the limit that C d = 0 and μ s μ B , the model here converges to the previously used models to explain the experiments without exploring short channel effects [6] , [21] . As the gate length of NC FETs scales down to the state-of-the-art technology nodes, the 2-D electrostatic and quasi-ballistic transport effects are expected to play an important role.
III. NUMERICAL DEVICE SIMULATIONS
AND MODEL VALIDATION Numerical device simulations are developed to explore the 2-D electrostatic effects and validate the proposed model of NC MOSFETs. The model in Section II is general to various material implementation of the NC MOSFET device concept. In this section, an example is chosen to validate the model. The cross section of the modeled device is shown in Fig. 1(a) with the parameters specified as below. The semiconductor channel material is assumed to be a monolayer MoS 2 , because 1) it reflects the interests of pursuing an extremely thin semiconductor body for aggressively scaled FETs [24] , [25] and 2) it minimizes the impact of the well understood, conventional electrostatic short channel effects, as the focus here is on unconventional short channel effects in NC FETs. Recently, experimental efforts have been taken to integrate HfO2 and FE gate insulator on layered transition metal dichalcogenide channel materials [26] , [27] . It is noted that the material implementation of the NC FET is diverse and rapidly evolving. The FE oxide has a thickness of t FE = 10 nm, and FE parameters of α = −6 × 10 8 m/F, β = 5 × 10 9 m 5 /F/C 2 , and γ = 4 × 10 10 m 9 /F/C 4 in (2) [28] . The IL is assumed to be 1-nm thick with a relative dielectric constant of 10. The semiconductor channel material is monolayer MoS 2 . The effective mass of the channel material is m * ≈ 0.57 m 0 and assumed to be isotropic, which is a good approximation for a monolayer MoS 2 . The channel is intrinsic without gate underlap, and the semi-infinite source and drain extensions are n-type doped with N D = 4 × 10 13 /cm 2 . The difference between the metal gate workfunction and the semiconductor channel affinity is φ m − χ s = 0.15 eV, and the gate length is L g . The relative dielectric constant of the gate spacer region is 4. A low power supply voltage of V DD = 0.2 V is used. Despite the fact that uncertainty in material parameters exists, the qualitative conclusions on model validation remain the same for parameters varying in a physical range.
The device is simulated by solving the NEGF formalism self-consistently with the Poisson equation [29] . The Poisson equation is discretized in the 2-D cross section, as shown in Fig. 1(a) by using the finite-difference method. Ballistic transport is assumed in the NEGF treatment for simplicity and for computing the performance limits. Previous numerical simulations of the NC MOSFETs often assume an internal gate, for numerical stability or the test structures with an FE capacitor in serial with a MOSFET. For an NC FET structure without an internal gate, threshold voltage variation and drift are only limited by the material quality of the gate insulator and interface. As the material quality keeps improving, the threshold voltage variation and drift are expected to decrease to a range suitable for logic device applications. In comparison, the device structure with an internal gate resembles that of a flash memory cell. Charge trapping and detrapping in the internal gate result contribute in addition to the threshold voltage variability and drift. With ideal material quality free of traps, threshold voltage variation and shift are expected to be absent in an NC FET without an internal gate, but they can still be considerable for the structure with an internal gate. In addition, the internal gate makes the fabrication process more complex. In this paper, a device structure without the internal gate is studied.
In the FE material region, the electrostatic flux D ≈ P [1] , [3] , where P is the electric polarization. Fig. 2(a) shows the polarization as a function of the electric field, for the modeled FE gate insulator. To study the gate electrostatics, the charge versus gate voltage and C-V characteristics of the modeled FE-IL-semiconductor gate-stack are shown in Fig. 2(b) and (c), respectively. The total gate capacitance of C G ≈ 9.4 μF/cm 2 at V G = 0.4 V, which is the serial combination of the FE capacitance, IL dielectric capacitance, and the semiconductor capacitance, is larger than the IL dielectric capacitance of C IL ≈ 8.85 μF/cm 2 , because of the negative FE capacitance.
The output and transfer I -V characteristics of the NC MOSFET with L g = 20 nm by the numerical device simulations and the simple model are compared in Fig. 3(a) and (b) , respectively. The compact model agrees with numerical simulations quantitatively. The model parameters are listed in Table I . For ballistic limits, (6) reduces to υ sat = υ sat B and μ = μ B . The results in Fig. 3(a) show an NDC in output I -V characteristics, and Fig. 3(b) shows a reverse DIBL characteristics. The SS is 53.9 mV/dec for the modeled NC MOSFET with L g = 20 nm. Fig. 3(c) and (d) shows the comparisons between the numerical simulations and the simple model for the shorter Fig. 1(a) . The semiconductor channel is a monolayer FIG. 2 the drain capacitance C d and V T 0 , as shown in Table I . The results show more pronounced 2-D electrostatic effects, with an increase magnitude of the NDC and DIBL. At the same time, the SS reduces to 50.1 mV/dec.
To explore the 2-D electrostatic effects, the internal parameters by numerical simulations are plotted in Fig. 4 , for the NC MOSFET with L g = 7 nm. Fig. 4(a) shows the 2-D potential profile in the device cross section. The potential profile indicates that the vertical and horizontal electric fields are at the same order of magnitude at the drain side of the channel. Fig. 4(b) shows the profile of the electric polarization. While the polarization vectors align along the 1-D vertical direction in the upper part of the FE layer (i.e., 0 < y < 8 nm), the profile is significantly different in the IL layer and the bottom of the FE layer, which shows a 2-D pattern. Fig. 4(c) shows the conduction band edge profile at two different drain bias values. As the drain bias increases, the top of the barrier increases in an NC MOSFET, which is opposite to the case of a conventional MOSFET, and responsible for reverse DIBL and NDC in the NC MOSFET.
IV. DISCUSSION ON REVERSE DIBL, NDC, AND SS
As shown in Fig. 3 , scaling down the gate length of the NC MOSFETs results in the larger reverse DIBL and NDC, and the smaller SS. The relation between the reverse DIBL and the improvement of the SS over the kT limit is discussed in the following. Based on the model discussed in Section II, the effective gate voltage is (10) where V FB is the flat band voltage.
For a low power supply voltage, the voltage drop over the FE layer is linearized as V FE ≈ V FEl , if the voltage drop of the nonlinear capacitor in Fig. 1(d) is small compared to that of the linear one, i.e., V FEnl V FEl . By using (4), the effective gate voltage can be approximately expressed as
Consider an NC MOSFET operating in the subthreshold regime and take partial derivative with regard to V i on (11)
where the capacitance C se = (∂ Q i /∂ V i ), which can be computed by differentiating (1). Fig. 1(a) . The metal gate-FE boundary is at y = 0 nm. The boundary between the FE and IL layers is at y = 10 nm, and the boundary between the IL and semiconductor channel is at y = 11 nm. The SS is
where (10) is the thermal limit of SS, for which the approximate equal is exact if the IL thickness is zero. The relative improvement of the SS over S 0 can be expressed as
As an NC MOSFET scales down, C d increases as shown in Section III. As a result, the SS proportionally decreases by |α|t FE C d S 0 .
From (11), the value of DIBL can be expressed as
if the DIBL is extracted as the shift of the threshold voltage in the subthreshold region as the drain voltage increases. Because of α < 0, the DIBL is negative, which is opposite to conventional MOSFETs. Equation (15) indicates that as NC MOSFETs scale down, which results in an increase of C d , the magnitude of the reverse DIBL increases by approximately |α|t FE C d . The following expression is obtained from (14) and (15):
which indicates the increase of the reverse DIBL is approximately equal to the increase of relative improvement of the SS as NC MOSFETs scale down. The output conductance in the saturation region is
The transconductance is
From (17) and (18) 
The equation indicates that the increase of NDC normalized to g m is approximately equal to the increase of relative improvement of the SS. (16) and (20) indicate that as the NC FETs scale down, the improvement of the SS due to electrostatic short channel effects results in a linear increase of the DIBL and NDC.
Next, a modified NC MOSFET structure with an ultrathin low DOS metallic layer connected to the source and inserted between the FE layer and the IL layer as proposed in [4] is studied. Because of the improved match of capacitance values, the modified structure can achieve significantly improved SS. With recent development of 2-D materials beyond graphene, the ultrathin metallic layer can be realized by using a metallic monolayer of 2-D materials. Introduction of the ultrathin metallic layer connected to the source can be modeled by a capacitance C m = q 2 D m [4] , [29] as shown by the dashed line part in Fig. 1(c) , where D m is the DOS of the metallic layer, and C m is the quantum capacitance of the metallic layer. For simplicity, we assume that the metallic layer has a constant DOS effective mass of m * m , so that the DOS is energyindependent D m = m * m /π 2 . For the modified structure with C m in the capacitance model as shown in Fig. 1(c) , (4) is 
As a result, (12) and (14) are modified to
and
respectively. A properly designed metallic layer with C m value matched to the magnitude of the NC C FEl = 1/αt FE could improve the SS considerably. For the modified NC FET structure, the expressions for (g d /g m ) and DIBL remain unchanged in the presence of C m Fig. 6(a) shows the transfer I -V characteristics of the modified NC MOSFET with L g = 7 nm and various values of the metallic layer DOS, computed by the model. As the metallic layer DOS increases, the SS becomes smaller. Fig. 6(b) shows that in the modified structure, even with considerable improvement of the SS over the thermionic limit as the metallic layer DOS increases, the DIBL remains approximately unchanged.
V. CONCLUSION
As NC MOSFETs scale down, the 2-D electrostatic effects are manifested as the improvement of the SS, larger reverse DIBL and NDC in the I -V characteristics. A simple model of NC MOSFETs is presented, which treats 2-D electrostatic short channel effects, and ballistic to diffusive transport regimes. Numerical device simulations for the NC FET structure without a floating internal gate are developed. By applying the proposed model and numerical simulations to a ballistic NC MOSFET with monolayer MoS 2 as the channel material, it is shown that the simple model can accurately describe the reverse DIBL, NDC, and improvement of the SS, for the NC MOSFETs at the 10-nm scale and below. Simple analytical relations between the DIBL, NDC, and improvement of the SS are provided, under linear approximation of the FE gate insulator material valid at low power supply voltages. The relations indicate that as an NC MOSFET scales down, the relative improvement of the SS over the thermionic limit due to 2-D electrostatic effects results in an equally large increase of the reverse DIBL and normalized NDC. In contrast, for a modified NC MOSFET structure, the improvement of the SS by using an ultrathin quantum metallic layer connected to the source contact, however, only has a small effect on the reverse DIBL and NDC.
